ESTABLISHMENT OF AN FPGA-BASED REAL-TIME IM EXPERIMENTAL SETUP AND ONLINE IM MODEL VERIFICATION

Remzi INAN\textsuperscript{1,+}, Murat BARUT\textsuperscript{1}

\textsuperscript{1}Niğde Ömer Halisdemir University, Faculty of Engineering, Department of Electrical and Electronics Engineering, Niğde Turkey
rinan@ohu.edu.tr
mbarut@ohu.edu.tr

Abstract

In this study, Serial Peripheral Interface (SPI) communication between the ADS 8568 EVM-PDK (Evolution Performance Development Kit) Analog to Digital Converter (ADC) developed by Texas Instrument and Xilinx XC5VLX110T FPGA board is implemented in order to verify Induction Motor (IM) model in real-time. Analog datas obtained from the voltage, current and torque transducers are converted to digital datas by ADC and read with FPGA simultaneously in real-time. Thus, the $\alpha\beta$-stator stationary axis components of the stator voltage ($v_{sa}$ and $v_{sb}$) and $\alpha\beta$-axis components of the stator current ($i_{sa}$ and $i_{sb}$) are calculated by Clarke transformation. The load torque $t_L$ is obtained by passing the measured signals from the torque transducer through the low-pass filter which is implemented on the FPGA using 64-bit double floating number format. In addition, the signals obtained from the incremental encoder are read by the FPGA after the voltage level shifting with 74LS245P Integrated Circuit (IC), so that mechanical speed $n_m$ (or $\omega_m$) of the rotor can be measured. All measurement algorithms except for the lowpass filter constructed for load torque measurement are implemented with VHDL by using 32-bit single floating numbers. The real-time verification of the rotor flux-based IM model is performed offline before it is implemented on FPGA by using the stator voltages, currents and load torque measured from the IM by using the simultaneous measurement unit in real-time. Thus, an FPGA-based real-time open-loop experimental setup of IM is established for the future works about the estimator/observer based speed-sensorless control of IMs.

Keywords: FPGA, induction motor, parallel programming, estimated-based speed-sensorless control, VHDL.

\textsuperscript{*} This paper has been presented at the ICENTE’17 (International Conference on Engineering Technologies) held in Konya (Turkey), December 07-08, 2017.
1. Introduction

In the process of developing engineering designs, the verification and testing of motor controllers used for electric vehicles is a time consuming operation with high cost. Also, testing the high-power controllers can lead to safety problems [1]. As it is well-known, modelling is a mathematical expression of a physical system in all areas and simulation is a hardware or software calculation based platform where these models can be tested numerically. High accuracy and high speed modeling and analysis equipment are needed for design optimization, dynamic characteristic analysis, controller design, and transient stability analysis of electrical machines [2]. Lately, the performances of the IM control methods proposed in the literature are extensively tested on hardware in the loop (HIL) system which is basis for the real-time simulation platforms [1]. The HIL methodologies that form real-time emulator systems have a widespread acceptance since they provide a fast and safety test environment in the design of automotive, energy and aerospace, especially in the creation of measurement systems, electronic circuit design and industrial control applications [3].

On the other hand, sampling time is important in HIL simulator or in real-time emulators, if not as much as in real-time experimental environments [4]. It is known that a system must be able to be rapidly calculated in a simulation platform so that it can be realized with low sampling time. That is why FPGAs with fast processing capacity are finding applications today in real-time emulator [5]. FPGAs have low I/O latency and the ability to process in nanoseconds makes them suitable for real-time simulation of high frequency signals [2]. FPGAs offer a parallel architectural structure that can fully match the required mathematical and logical expressions of the algorithms to be implemented. The parallel simultaneously processing ability allows FPGAs to reduce sampling time [5].

There are some studies in the literature about the simulation of electrical motor control and driver algorithm with motor model and driver model or verification of the electrical motor model in FPGA-based HIL system or real-time emulator [1, 3-12]. In [3], it is demonstrated that a novel real-time emulator of a permanent magnet synchronous motor (PMSM) drive suitable for HIL testing of both healthy and faulty conditions, considering in particular stator short-circuit. This emulator is implemented on FPGA with 32-bit fixed
point numbers. Ref. [6] presents a test setup for the analytical modelling of a three-phase low voltage IM drive model in closed-loop. The model is developed in MATLAB Simulink by using C language based S-functions compatible with the real-time workshop (RTW) platform which is constructed on FPGA. In [1], a nonlinear approach of a real-time IM model and control system are implemented in a National Instruments real-time platform and then, the HIL simulation results are compared with real values of IM states obtained by measurements. In [4], the IM model is verified offline on FPGA in HIL and real rotor speed obtained from the experimental setup is compared with simulation result. However, in this study, any FPGA board is not included to the real-time IM experimental setup. In [7], FPGA is programmed by using real-time interface of Opal-RT-based platforms which utilizes a Xilinx Virtex 6 FPGA in order to model the system; The codes of FPGA are constructed by blocks. An external DSP-based controller is used to generate the signal of the converter model implemented on FPGA with IM model in HIL. The outputs obtained from the models are saved in real-time by using digital to analogue converter (DAC) and ADC connected to terminals of FPGA board for applying the gate signals obtained from DSP to the converter model. So the HIL control performance of the electrical vehicle system is tested. In [8], voltage source inverter (VSI) model, PWM technique, and IM model are implemented on FPGA with VHDL. Also, DSP–based IM experimental setup is operated under the same conditions and real-time results are compared with the simulation results obtained from the FPGA-based HIL system. Ref. [9] introduces an FPGA-based implementation of offline HIL emulator of nonlinear dynamic model of IM; A digital three-phase power source generates the required line to line voltages for emulating the manner of an ADC. In [5], a real-time HIL emulator of a synchronous motor (SM) includes SM delta-operator model, VSI model, and model of a mechanical load. However, the emulator is run on ModelSim which is the software-based simulator of the FPGA; Thus, it is not possible to say that the proposed system is tested on a hardware platform. Also Refs. [10] and [11] demonstrate offline HIL verification of the IM model on FPGA. In [12], the actual stator voltages and load torque are measured from DSP-based open-loop IM experimental setup and registered to memories of the FPGA. Then actual voltages and load torque are applied to the IM model which is implemented on FPGA. Thus, the IM model is verified offline in HIL system.
There is no clear statement in the literature about how a real-time HIL system is established in an IM experimental setup. Also it is seen from the literature that some studies are implemented offline on HIL system, but the authors affirm that the studies are about the real-time emulator of IM or a control method of IM. In addition, the results are given in a short time interval in the existing literature.

The HIL systems are classified as two types: The first type of HIL system is called as controller HIL (CHIL). In CHIL system, there is no power transfer to or from the hardware-based controller and the power system is implemented on controller as a virtual system. The other type of HIL is named as power HIL (PHIL). The PHIL system involves power transfer to or from the hardware under test [13]. Thus, in this study, a PHIL system is implemented on an FPGA-based real-time IM experimental setup to verify the rotor flux-based IM model by using the measured actual values of stator voltages and load torque of the IM and the established experimental setup is introduced in detail. The IM model and SPI communication which is used for the data transfer between the FPGA and ADC board are implemented with VHDL on FPGA. The measured real values of the states (stator voltages, stator currents, load torque and rotor speed) and results of the IM model are sent to PC via Ethernet communication which constructed on FPGA with Ethernet Wrapper core of the FPGA. Then the row Ethernet packages are grabbed by Wireshark and converted to meaningful values by PERL software language. The meaningful values about the measured states and simulation results obtained from the IM model are graphically evaluated on MATLAB.

This paper is organized as follows: After the introduction in Section I; the FPGA-based real-time IM experimental setup are defined in Section II. Implementation of the SPI communication between ADC and FPGA is given in Section III while Section IV describes the discretized rotor flux-based IM model and real-time verification results. The comparison of offline and online FPGA-based IM experimental setup is given in Section V. Finally, conclusions and the suggestions for the future studies are explained in Section VI.

2. FPGA-Based Real-Time IM Experimental Setup

The FPGA-based open-loop IM experimental setup established with the aim of real-time online verification of the IM model is shown in Fig. 1. The components used in the
experimental setup which is shown in Fig. 1 are given as follows:

- ADS 8568 EVM-PDK ADC is manufactured by Texas Instruments.
- DRBK-50 series torque transducer is produced by ETH and has 50 [N.m] torque capacity to load IM.
- ERN120 series 5000 lines incremental encoder is utilized to measure the rotor mechanical speed of the IM and 74LS245P integrated circuit (IC) is used for voltage level shifting between the encoder output signal and FPGA digital I/O ports.
- LV100-400 voltage transducers and LA55-P/SP1 current transducers manufactured by LEM is utilized to measure three-phase voltages and currents of IM, respectively.
- Xilinx Virtex 5 XC5VLX110T FPGA is used for constructing the VHDL commands of IM model and evaluation commands of ADC module by using the parallel architecture of FPGA inherently.
- 2.2 [kW] IM is manufactured by TEE Electric Motors.

Figure 1. Schematic representation of FPGA-based real-time IM experimental setup

The ADS 8568 EVM-PDK ADC which is capable of 16-bit dual-polarity measurement is used between sensors and FPGA in order to evaluate the information obtained from the voltage, current and torque transducers in the FPGA-based real-time IM experimental setup. In addition, the 74LS245P voltage level shifter IC reducing 5 [V] to 3.3 [V] is convert the voltage level of the incremental encoder terminals to the appropriate voltage levels of the FPGA terminals. In order to determine the exact value of the load-torque
obtained from the moment transducer, the fourth-order low-pass filter is implemented in the FPGA. The coefficients of the low-pass filter implemented on the FPGA are determined by MATLAB. The discrete-time mathematical expressions of the low-pass filter are implemented using 64-bit floating point numbers to improve the accuracy of the low-pass filter.

3. **FPGA-Based Real-Time IM Experimental Setup**

The ADS 8568 EVM-PDK ADC which is used to obtain real values of the three phase stator voltages, stator currents and load torque of IM from the voltage, current, and torque transducers have the following electrical features:

- 16-bit resolution.
- 8 simultaneous bipolar analog input channels.
- 400 Ksps sampling rate.
- Data transformation by SPI or Frame Synchronous (FSYN) parallel communication.
- \( \pm 10 \text{[V]} \) and \( \pm 5 \text{[V]} \) selectable analog input voltage range.
- 3.3 [V] and 5 [V] selectable digital output voltage level.

In case of using only EVM layer of ADS8568 EVM-PDK ADC, it is suggested that the converter data should be transferred by SPI protocol [14-15]. The SPI communication between ADC and FPGA is performed by using the timing diagram which is shown in Fig. 2. This timing diagram is offered in [14] and all time requirements are arranged in FPGA by using a state machine loop implemented with VHDL.

The meanings and functions of the signals given in Fig. 2 are described as follows:

- **XCLK** indicates the internal clock frequency of ADS 8568 EVM-PDK ADC.
- **CONVST_x** is sent to ADC from an external microcontroller and indicates that the ADC starts analogue to digital conversion.
- **BUSY** is an output digital signal of the ADC and shows that whether the conversion has finished.
- **(FS)** is an output digital signal of the ADC and describes that digital data can be read from ADC.
- **SCLK** is clock frequency of SPI communication sent to ADC from the external
microcontroller.

- SDO_x illustrates the digital outputs of ADC (There are four digital output channels in ADC and every output channel carries 32-bit data string which is formed by putting in order two 16-bit output channels in one string)

![Figure 2. Timing diagram of SPI protocol [14]](image)

**Table 1. Timing requirements for implementing the SPI communication on FPGA**

<table>
<thead>
<tr>
<th>Timing requirements</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{SCVX}</td>
<td>min 6 [ns]</td>
</tr>
<tr>
<td>t_{XCLK}</td>
<td>min 85.11 [ns]</td>
</tr>
<tr>
<td>t_{CONV}</td>
<td>max 1.7 [μs]</td>
</tr>
<tr>
<td>t_{ACQ}</td>
<td>min 280 [ns]</td>
</tr>
<tr>
<td>t_{CVL}</td>
<td>min 20 [ns]</td>
</tr>
<tr>
<td>t_{DCVB}</td>
<td>max 25 [ns]</td>
</tr>
<tr>
<td>t_{BUFS}</td>
<td>min 86 [ns]</td>
</tr>
<tr>
<td>t_{FSCV}</td>
<td>min 40 [ns]</td>
</tr>
<tr>
<td>t_{SCLK}</td>
<td>min 0.022 [μs]/max 10 [μs]</td>
</tr>
<tr>
<td>t_{DMSB}</td>
<td>max 12 [ns]</td>
</tr>
<tr>
<td>t_{HDO}</td>
<td>min 5 [ns]</td>
</tr>
<tr>
<td>t_{DTRI}</td>
<td>max 10 [ns]</td>
</tr>
</tbody>
</table>

Furthermore, the timings mentioned in Fig. 2 are given in Table 1. The SPI communication between ADC and FPGA is implemented on FPGA with VHDL by
regarding the time requirements given in Table 1. Thus the three-phase stator voltages, stator currents and load torque can be measured in real-time by FPGA.

The digital 16-bit binary data obtained from the ADC are converted to decimal values in FPGA with VHDL by using 32-bit single floating point number multiplier and divider. The quantization function given in (1) is used to obtain the decimal values of the measured quantities from the 16-bit binary values.

\[
\text{Analog Value (Decimal)} = \frac{\text{Binary Value} \times 10}{32767}
\]

(1)

The voltage levels of outputs of the voltage, current and torque transducers are ±5 V. However, the voltage levels of analogue input channels of the ADC are setted to ±10 V to prevent damage caused by voltage fluctuations that can occur at the outputs of the transducers.

4. Discretized Rotor Flux-Based IM Model and Real-Time Verification Results

In order to verify the IM model in real-time, the rotor flux based IM model is used in this study. The discretized IM model fixed with the αβ-stator stationary reference frame is given as below:

\[
x_\theta(k + 1) = f_\theta \left(x_\theta(k), u_\theta(k)\right) + w_1 \\
\quad = A_\theta \left(x_\theta(k)\right)x_\theta(k) + B_\theta u_\theta(k) + w_\perp + w_3
\]

(2)

\[
Z(k) = h_\theta \left(x_\theta(k)\right) + w_2 \quad \text{(Measurement Equation)}
\]

(3)

The matrices given in (2) and (3) are described as follows:

\[
x_\theta(k) = \begin{bmatrix} i_{s\alpha}(k) & i_{s\beta}(k) & q_{r\alpha}(k) & q_{r\beta}(k) & \omega_m(k) \end{bmatrix}^T
\]

\[
A_\theta = \begin{bmatrix}
a_1 & 0 & a_2 & a_3 \omega_m(k) & 0 \\
0 & a_1 & -a_3 \omega_m(k) & a_2 & 0 \\
a_4 & 0 & a_5 & -a_6 \omega_m(k) & 0 \\
0 & a_4 & a_6 \omega_m(k) & a_5 & 0 \\
-a_7 q_{r\beta}(k) & a_7 q_{r\alpha}(k) & 0 & 0 & a_8
\end{bmatrix}
\]

\[
B_\theta = \begin{bmatrix} a_9 & 0 \\
0 & a_9 \\
0 & 0 \\
0 & 0 \\
0 & -a_{10}
\end{bmatrix}, \quad w_\perp = \begin{bmatrix} 0 \\
0 \\
0 \\
0
\end{bmatrix}, \quad H_\theta = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0
\end{bmatrix}
\]

\[
Z(k) = \begin{bmatrix} i_{s\alpha}(k) & i_{s\beta}(k) \end{bmatrix}^T, \quad u_\theta(k) = \begin{bmatrix} v_{s\alpha}(k) & v_{s\beta}(k) \end{bmatrix}^T
\]
\[ a_1 = 1 - \left( \frac{R_s}{L_\sigma} + \frac{L_m R_r'}{L_\sigma L_r'} \right) T, \quad a_2 = \frac{L_m R_r'}{L_\sigma L_r'} T, \quad a_3 = \frac{L_m P_m}{L_\sigma} T, \quad a_4 = \frac{R_r' L_m}{L_r} T, \quad a_5 = 1 - \frac{R_r'}{L_r} T, \]
\[ a_6 = p_p T, \quad a_7 = \frac{3}{2} p_p \frac{L_m}{J_T} T, \quad a_8 = 1 - \frac{\beta_T}{J_T} T, \quad a_9 = \frac{T}{L_\sigma}, \quad a_{10} = \frac{t_L}{J_T} T. \]

Here, \( x_e \) is extended state space vector. \( f_e \) is nonlinear function of states and inputs. \( A_p \) is system matrix. \( u_e \) is control input vector. \( B_p \) is input matrice. \( w_3 \) is system noise. \( w_L \) is load torque effect matrice. \( h_e \) is function of outputs. \( H_p \) is measurement matrice. \( w_2 \) is measurement noise. \( p_p \) is pole pair. \( R_s \) and \( R_r' \) are stator and rotor resistance, respectively. \( L_\sigma = \sigma L_s \) is stator transient inductance. \( \sigma = 1 - \frac{L_m}{L_s L_r'} \) leakage or coupling factor. \( L_s \) and \( L_r' \) are stator and rotor inductance, respectively. \( L_{ts} \) and \( L_{tr} \) are stator and rotor leakage inductance, respectively. \( L_m \) is magnetizing inductance. \( J_T \) and \( \beta_T \) are total inertia and viscous friction, respectively. \( T \) is sampling time.

The rated parameters of the IM used in the real-time verification of IM model are given in Table 2, the same motor parameters are also used in [16].

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( P ) [kW]</td>
<td>2.2</td>
</tr>
<tr>
<td>( f ) [Hz]</td>
<td>50</td>
</tr>
<tr>
<td>( J_T ) [kg.m^2]</td>
<td>0.055</td>
</tr>
<tr>
<td>( \beta_T ) [Nm/(rad/sn)]</td>
<td>0.0019</td>
</tr>
<tr>
<td>( L_s ) [H]</td>
<td>0.1466</td>
</tr>
<tr>
<td>( V ) [V]</td>
<td>380</td>
</tr>
<tr>
<td>( I ) [A]</td>
<td>5.5</td>
</tr>
<tr>
<td>( R_s ) [Ω]</td>
<td>3.03</td>
</tr>
<tr>
<td>( R_r' ) [Ω]</td>
<td>2.53</td>
</tr>
<tr>
<td>( L_m ) [H]</td>
<td>0.1524</td>
</tr>
<tr>
<td>( n_m ) [rpm]</td>
<td>1000</td>
</tr>
<tr>
<td>( t_L ) [N.m]</td>
<td>20</td>
</tr>
</tbody>
</table>

Figure 3. The real values of (a) \( v_{sa} \) and \( v_{sb} \) variations, (b) \( i_{sa} \) and \( i_{sb} \) variations measured from FPGA-based IM experimental setup.
Figure 4. The actual values of the IM states measured from the real-time experimental setup and the results obtained from FPGA-based IM model; (a) $i_{sa}$ vs. $i_{sa}$ variations, (b) $i_{s\beta}$ vs. $i_{s\beta}$ variations, (c) $\Phi_{ra}$ vs. $\Phi_{r\beta}$ variations, (d) $t_L$ variations,(e) $n_m$ vs. $\hat{n}_m$ variations

The real values of $v_{sa}$, $v_{s\beta}$, $i_{sa}$, and $i_{s\beta}$ measured from FPGA-based IM experimental setup are shown in Fig. 3. The results of the real-time verification of the IM model on the FPGA are given in Fig. 4. As shown in Fig. 4, IM is accelerated from zero
speed to half of the rated speed under \( t_L = 19 \) [Nm] load torque and is operated at \( n_m = 952 \) [rpm] in the range of \( 3 \leq t \leq 8 \) [s]. The load torque is increased to 5 [N.m], 10 [N.m], and 20 [N.m] at 9.5 [s], 9.5 [s], and 9.5 [s] respectively and IM is operated at half of the rated rotor speed (\( n_m = 1000 \) [rpm]) for about 1.5 [s] under various load torque conditions. The direction of rotation of IM is reversed at 9.5 [s] and operated at half rated speed (\( n_m = -1000 \) [rpm]) in reverse direction between at 11.5 \( \leq t \leq 15.5 \) [s] time interval. The load torque is increased to \( t_L = -18.5 \) [Nm] at 15.5 [s] and the rotor mechanical speed is decreased to \( n_m = -953 \) [rpm] by operating the IM via an ac driver in open-loop without speed feedback. Then direction of IM is reversed and accelerated to its rated speed. The IM is operated at \( n_m = 952 \) \([d/dk]\) in forward direction in the range of \( 21.5 \leq t \leq 25 \) [s] under \( t_L = 18.5 \) [Nm] load torque. After that, the load torque is decreased to zero and IM is operated at rated speed \( n_m = 1000 \) [rpm] until the end of the test scenario.

It is shown that, under all speed and load torque variations, the speed and current information obtained from the IM model implemented on the FPGA overlaps with their actual values obtained from the real-time experimental setup. Thus, the accuracy of the FPGA-based IM emulator is experimentally verified.

Table 3. The computation times of the algorithms implemented on the FPGA for the real-time verification of the IM model

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Time (( \mu s ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>IM Model</td>
<td>0.69</td>
</tr>
<tr>
<td>ADC (SPI)</td>
<td>3.28</td>
</tr>
<tr>
<td>Total</td>
<td>3.97</td>
</tr>
</tbody>
</table>

Table 4. The numbers and ratios of the logical units used for the implementation of FPGA-based real-time emulator of the IM.

<table>
<thead>
<tr>
<th>Source</th>
<th>Used Number</th>
<th>Available on FPGA</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slice Register</td>
<td>21771</td>
<td>69120</td>
<td>%31</td>
</tr>
<tr>
<td>Slice LUTs</td>
<td>36956</td>
<td>69120</td>
<td>%53</td>
</tr>
<tr>
<td>Occupied Slices</td>
<td>11862</td>
<td>17280</td>
<td>%68</td>
</tr>
<tr>
<td>DSP48Es</td>
<td>25</td>
<td>64</td>
<td>%39</td>
</tr>
</tbody>
</table>
The duration of data read from the ADC with SPI communication and the implementation time of IM model on FPGA are given in Table 3. The sampling time of the HIL system is defined as $T = 15 \mu s$, despite the overall system can be implemented in $3.97 \mu s$, in order to prevent the data loss while the Ethernet communication is provided between the FPGA and PC. Also, the numbers and ratios of the logical units used on the FPGA are given in Table 4.

5. **Comparison of Offline and Online FPGA-Based IM Experimental Setup**

Fig. 5 shows the experimental setup and FPGA flow chart of the offline verification of IM model which is proposed firstly in [12].
In this study, fully FPGA-based experimental IM model setup is used for online real-time verification of the IM model which offline verification is implemented in [12]. In [12], firstly the measured $\alpha\beta$-components of stator voltage and load torque are saved to RAM blocks of FPGA. Then the measured states of IM are applied to IM model in HIL system and thus the offline verification of the IM model is accomplished in HIL system. In offline HIL system, sampling time of the algorithm is specified as $T = 50$ [$\mu$s] because the measured $\alpha\beta$-components of stator voltage and load torque are obtained by DSP-based experimental setup in 50 [$\mu$s] sampling time. In online real-time experimental setup the sampling time is reduced to $T = 3.97$ [$\mu$s] but for the data transfer with the Ethernet protocol, this value is taken as $T = 15$ [$\mu$s]. As a result, a fully FPGA-based IM experimental setup is implemented with ADC and thus the sampling time is reduced dramatically by fast ADC operation and SPI communication between FPGA and ADC board. Furthermore, the real-time application of control and estimator algorithm for speed-sensorless control of IM can be implemented rapidly and performances of these algorithm can be improved by the reduction of the sampling time. The comparison of the sampling time of two different platform-based experimental setup is given in Table 5.

Table 5. Sampling time comparison of offline and online verification of IM model

<table>
<thead>
<tr>
<th>Experimental IM Setup</th>
<th>Sampling Time ($\mu$s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSP/FPGA-Based Experimental Setup (Offline Real-Time Verification)</td>
<td>50</td>
</tr>
<tr>
<td>Fully FPGA-Based Experimental Setup (Online Real-Time Verification)</td>
<td>3.97 (Taken as 15 $\mu$s for Ethernet Communication)</td>
</tr>
</tbody>
</table>

6. Conclusion

In this study, the IM rotor flux-based model is verified by using the FPGA-based real-time IM experimental setup and also the detailed description of how the experimental setup is established is presented. Here, the ADC which is used for the data acquisition from the IM is communicated with the FPGA via SPI. Thus, it is demonstrated that the IM control methods and state/parameter observers/estimators can be realized in real-time with low sampling time by using the parallel processing capability of the FPGAs.
Moreover, this study confirms that FPGAs, which have gained importance in today's industry can be a good alternative with lower cost for industrial control applications.

References


